

Fig. 1

200




Fig. 2.

U.S. PATENT OFFICE

360

329

302

305

307

310

326

348

325

394


397

394

327

328

Fig. 3







Fig. 4


500
↓

(a)




Chip Error Rate = 0.2


(b)




(c)



(d)



(e)



(f)





Fig. 5



900

900




FIG. 9